W25Q80BW
7.2.15
Fast Read Quad I/O (EBh)
The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except
that address and data bits are input and output through four pins IO 0 , IO 1 , IO 2 and IO 3 and four Dummy
clock are required prior to the data output . The Quad I/O dramatically reduces instruction overhead
allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit
(QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.
Fast Read Quad I/O with “Continuous Read Mode”
The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bit s (M7-0) after the input Address bits (A23-0), as shown in figure 14a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3- 0) are don’t care
(“x”). However, the IO pins should be high -impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode ” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS
is raised and then lowered) does not require the EBh instruction code, as shown in figure 14b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode ” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7 -0) before
issuing normal instructions (See 7.2.20 for detail descriptions).
/CS
Mode 3
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
CLK
Mode 0
Instruction (EBh)
A23-16
A15-8
A7-0
M7-0
Dummy
Dummy
IOs switch from
Input to Output
IO 0
IO 1
IO 2
IO 3
20
21
22
23
16
17
18
19
12
13
14
15
8
9
10
11
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
Byte 1
Byte 2
Byte 3
Figure 14a. Fast Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4 ? 10)
Publication Release Date: July 30, 2013
- 31 -
Revision J
相关PDF资料
W25X40BVZPIG IC SPI FLASH 4MBIT 8WSON
W25X64VZEIG IC FLASH 64MBIT 75MHZ 8WSON
W25X80AVDAIZ IC FLASH 16MBIT 100MHZ 8DIP
W29GL032CB7A IC FLASH 32MBIT 70NS 48TFBGA
W29GL064CB7S IC FLASH 64MBIT 70NS 48TSOP
W29GL128CL9T IC FLASH 128MBIT 90NS 56TSOP
W631GG6KB-15 IC DDR3 SDRAM 1GBIT 96WBGA
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
相关代理商/技术参数
W25Q80BWSSIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BWUXIG 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BWUXIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q80BWZPIG 功能描述:IC FLASH SPI 8MBIT 8WSON RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
W25Q80BWZPIG TR 功能描述:IC FLASH SPI 8MBIT 8WSON RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:2,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:256K (32K x 8) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:28-TSSOP(0.465",11.8mm 宽) 供应商设备封装:28-TSOP 包装:带卷 (TR) 其它名称:71V256SA15PZGI8
W25Q80BWZPIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25S243A 制造商:WINBOND 制造商全称:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243A-12 制造商:WINBOND 制造商全称:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM